Performance Comparison of Vedic Multiplier and Booth Multiplier
Anju
Ms. Anju, M. Tech Scholar, Electronics & Communication Engg., IMS Engineering College, Adhyatmik Nagar, Ghaziabad, U.P., India.
Manuscript received on July 05, 2013. | Revised Manuscript received on July 11, 2013. | Manuscript published on July 15, 2013. | PP: 40-43 | Volume-1 Issue-8, July 2013. | Retrieval Number: H0394071813/2013©BEIESP
Open Access | Ethics and Policies | Cite | Mendeley
© The Authors. Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: The performance of the any processor will depend upon its power and delay. The power and delay should be less in order to get a effective processor. In processors the most commonly used architecture is multiplier. If the power and delay of the multiplier is reduced then the effective processor can be generated. In this paper Vedic Multiplier and Booth Multiplier are implemented on FPGA platform and comparative analysis is done. The comparison of these Architectures is carried out to know the best architecture for multiplication w. r. t. power and delay characteristics. The designs are implemented using VHDL in Modelsim 10.1 b and synthesis is done in Xilinx 8.2i ISE.
Keywords: Booth multiplier, Urdhva Tiryagbhyam, Vedic multiplier, Xilinx.